Design & Verification Engineer (Embedded System) - Work in Japan.

错误

☞ CareerLink's Client

视图: 152

更新日: 14-04-2024

位置: Vietnam International

类别: 电气/电子 IT-软件 机械/技术

水平: Nhân viên

薪水: 2,000 USD - 2,500 USD

水平: Cử nhân

性别: Nam / Nữ

Đang tải ...

职位描述

- Reciving order by specification of function and specification of mouting on circuit .

- Designing and programming according specification and confiring the verification.

- Programing by Verilog/System Verilog for RTL or by SystemC/C/C++ for high-level synthesis.

- Verifying environment construction & scenario in SystemVerilog/SVA/UVM/C.

*** Working day & time: Mon - Fri, 8:30～17:30 (Flexitime system - core time - 10:00~15:00).

*** Working place: Dist. 3 (3 months) & Tokyo, Japan.

*** Benefit:

- Bonus : 2 time per year.

- Lunch allowance.

- Commuting allowance.

- Child allowance (women)

- Long-term service allowance (5 years or more)

- Travel allowance (domestic/overseas)

- Company trip.

- Language/technical acquisition allowance.

- Individual insurance support.

- Company uniform.

工作要求

- Graduated from electronic related majors.

- Having experience of using verilog over 2 years.

- Can communicate English.

- Having knowledge of Synopsys / Cadence.

- Can go to Japan 1~2 years.

- Better: Can communicate in Japanese.

联络资料

联系: Ms. Hạnh Thảo

地址: Phòng 302, Tòa Nhà NK, 270-272 Cộng Hòa, P.13 , Quận Tân Bình , Hồ Chí Minh , Viet Nam

最后期限: 14-05-2024

点击免费申请候选人

申请

Đang tải ...
Đang tải ...

相同的工作

Đang tải ...
Đang tải ...